This paper presents a novel dynamic latched comparator that uses a built-in offset-cancellation technique. The proposed offset-cancellation scheme does not require any extra amplifiers or digital-assistant cancellation. Combining a conventional dynamic latched comparator with a one-stage amplifier benefits from not only an enhancement in comparator gain but also a reduction in power consumption. The Monte-Carlo simulation results, which were derived by using a 130-nm CMOS process, show that the comparator achieved a 3.8 mV equivalent input-referred offset voltage at a 10 MHz clock rate while dissipating 2.7 μW from a 1.2V supply.
Introduction
Comparators are the basic elements used for analog-to-digital converters, memory circuits, and so forth. They can have a significant impact on the performance of their target applications in terms of accuracy, speed, and power consumption. In order to amplify a small input voltage to a fully logic voltage, comparators require very high gain. For dynamic latched comparators, a high voltage gain can be more easily achieved by adopting a positive feedback load. These comparators consume no static power.
Therefore, such a comparator is widely utilized. However, dynamic latched comparators suffer from large input-offset voltages, which cannot be self eliminated. In conventional processes, a scheme that utilizes pre-amplifiers is used to reduce the offset voltage at the cost of an increase in power dissipation and delay [1] . Moreover, the continuing trend of technology scaling leads to a larger mismatch in MOS transistors and a lower voltage supply. As a result, it is difficult to design a high-performance pre-amplifier without increasing the power consumption. On the other hand, instead of using a pre-amplifier, a calibration technique based on a digital-assistant circuit becomes more attractive since it is likely to benefit from technology scaling [2, 3] . This technique generally reduces the offset voltage by feeding back an error signal during the output of the comparator. This method is an efficient approach, but increases in complexity and power consumption are inevitable.
In this paper, a dynamic latched comparator that utilizes a built-in offsetcancellation technique is proposed. The proposed topology of the comparator combines a conventional dynamic latched comparator with a one-stage amplifier, which is embedded in the same current path. Therefore, the comparator does not require any pre-amplifiers or digital-assistant circuits and also benefits from low power consumption.
In Section 2, a detailed analysis is carried out to verify the proposed technique for the offset voltage cancellation. The simulations of this analysis are described in Section 3. The conclusions of this study are given in Section 
Proposed Dynamic Latched Comparator
The circuit configuration of the proposed comparator is shown in Figure   1 (a), and is mainly comprised of two modified latch stages and capacitors that are used for storing input-offset voltage. The stored offset voltage can be subtracted from the input signal to determine the offset-cancellation by using auto-zeroing techniques [4] . The proposed comparator is operated at equalization, calibration, and regeneration modes that are switched by using a clock, as shown in Figure 1 Additionally, M3-M6 perform as a unity-gain amplifier. Thus, the proposed offset-cancellation technique can be considered to be based on the inputoffset storage [1] . However, when 3 φ increases, the circuit is switched to the regeneration mode shown in Figure 1 In the latch circuit, the gain of the latch stage can be generally defined as one-half the loop gain in decibels. For the modified latch stage, the gain of latch latch A is given by
A that is attributed to M3, which can be viewed as a common-gate amplifier. Consequently, the gain of the modified latch is significantly reinforced compared with a common-source amplifier. The enhancement of gain is expected to improve the voltage transition.
Next, the operation of the offset voltage cancellation is explained in detail with a small-signal analytical expression. It is worth noting that M9 is operated as a current source and it is not taken into account because of its limited effect on the performance of the entire circuit. 
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Substituting Equation (4) into Equation (7) gives the following: 
If Table 1 compares the performances of our design to that of other studies.
In practical case, there are some timing variations of 
Conclusions
A low-offset dynamic latched comparator with a built-in offset calibration that does not require extra amplifiers or digital cancellation was proposed. This structure contributes to the compact size of the comparator circuit and lower power consumption. The proposed comparator was verified by using analytical method and simulation. The simulation results show that the equivalent input-referred offset voltage can be reduced to 3.8mV at σ ±3 when using a 10MHz clock frequency and 1.2V supply.
